



Next Generation System Level Design for Electronic Based Systems

Lecture Master Thesis Seminar - 7th May 2020

Wolfgang Scherr

Engineering & IT, ISCD

Pictures © of individual owners as mentioned as reference. To be used for educational, academic and research purposes. May change w/o notice, use at your own risk. Everything else © CIAS.

Agenda

- Introduction: Why using models?
- How can IEEE1666 help?
- Examples
- Summary





4 typical Challenges in Chip Design

1) System complexity enabled by modern technologies



WWW.FH-KAERTEN.AT

The wild 60s through a peephole...



Talbert and Widlar's μ A709 high-performance operational amplifier (1965)




TTL gate design (1964)



Don Forbes, Rex Rice, and Bryant ("Buck") Rogers developed the DIL package (1965), before mainly "TO" (transistor outline) formed as metal cans where used



Micromosaic - standard cell design for GE Avionics (1968)



1024bit bipolar ROM Intel 3301 (1965)



Laurence W. Nagel

Pictures: © Fairchild Camera & Instrument Corporation, © Intel Corporation, source: <https://images.computerhistory.org/>, <http://www.omega-enterprises.net/The%20Original%20%20PCE.html>



IBM 360/67 mainframe-powered CAD system at Fairchild in 1967 (for layout purposes)



Ronald A. Rohrer and Donald O. Peterson: a practical course on circuit simulation led to development of CANCER (Computer Analysis of Nonlinear Circuits Excluding Radiation) presented by Ron and Laurence for Berkeley at IEEE ISSCC in 1971

The students developing CANCER: Laurence W. Nagel, Bob Berry, Shi-Ping Fan, Frank Jenkins, Jesse Pipkin, Steve Rather, Lynn Weber



Gordon Moore predicts the rate of rising semiconductor complexity in 1965 (and revised it to a lower rate at a IEEE conference in 1975)


By the way...
Siemens started in Villach In 1970 with diode production, first fab in 1972

WWW.FH-KAERTEN.AT





Transistor count is still rising...



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labrie, G. Shachar, K. Dhawan, L. Hammond, and G. Batte. New data and data collected for 2010-2017 by K. Rupp.



Creative Commons Attribution 4.0 - graph used from: <https://www.karlsruhp.net/wp-content/uploads/2018/02/42-years-processor-trend.png>
data available here: <https://github.com/karlsruhp/microprocessor-trend-data>

Even when disregarding exact quantitative statistics:


- .) Transistor count/chip is still rising
- .) Chips can implement more and more functions, more stuff on PCBs will be integrated into the chips
- .) Thus, also EBS will further increase in complexity
- .) Systems get larger too (e.g. energy harvesting in cars including geoinformation and 5G comm. between cars)

WWW.FH-KAERTEN.AT

Why is complexity especially a problem of the system engineers?



TPMS: active measurement especially for run-flat tires; ~10yrs with a 250mAh battery
Classic principle: measure pressure and g-force to transmit of data via RF only if needed
Idea: only measure pressure, no g-sensor for a single-chip solution



This you need for system validation (e.g. "one drive cycle").

→ "overall system": $4\text{MHz}/140\mu\text{Hz} = 29 \cdot 10^9$ w/o RF
 $434\text{MHz}/140\mu\text{Hz} = 3 \cdot 10^{12}$ /w RF

Required for firmware verification (e.g. "full update cycle")

→ "software system": $4\text{MHz}/20\text{MHz} = 200 \cdot 10^6$ w/o RF
 → "algorithm check": $2\text{Hz}/140\mu\text{Hz} = 15 \cdot 10^3$ w/o RF

OK for mixed-signal top level verification (e.g. "send a bit")

→ "chip system": $434\text{MHz}/9600\text{Hz} = 45 \cdot 10^3$ /w RF

- TPMS sensor system setup:**
- Application (driving) 2 hrs (1/t ~ 140μHz)
 - Battery voltage update rate ~20mHz
 - Temperature update rate ~200mHz
 - Pressure update rate (wake-up algo) ~2Hz
 - Data transmission 9600 bits/s
 - Analog processing rate (ADC) ~1MHz
 - Digital processing rate (DSP) ~4MHz
 - RF transmission (ISM band) ~434MHz



(How) is ~10yrs with 250mAh feasible?

System engineers role Designers role

WWW.FH-KAERTEN.AT



Role of a System/Concept Engineer (not only) in Chip Development




4 typical Challenges in Chip Design

- 1) High complexity enabled by modern technologies
- 2) Development process related topics



A classic R&D process




AE=Application Engineering
 TM=Technical Marketing
 CE=Concept Engineering
 PD=Product Design
 CV=Component Verification

(redrawn and modified) from: Simon Hainz, Infineon Technologies AG, NASCUG Conference 2012



R&D design: the “sword of Damocles”

- A lot of things can go wrong...



(redrawn and modified) from: Simon Hainz, Infineon Technologies AG, NASCUG Conference 2012




4 typical Challenges in Chip Design

- 1) High complexity enabled by modern technologies
- 2) Process related topics
- 3) Tool related topics in conjunction with the top-down V-model



The V-Model – an ideal top-down approach?



.) Ideally, at each milestone the way down (refining the system) on the left side you can already proof the “right thing will come out at the end”

.) If issues are detected late on the right side “the way up”, it may be too late to fix (→ high risk !)



The typical, common solution nowadays ...

- People start with **Matlab/Simulink**, maybe they use Ptolemy or some math with NumPy. Some just use Visio and Excel. Some directly start with other software or system tools.
- Then „down the road” – latest on chip level, they start over again with different tools, e.g.:
 - **Spice-like simulators** – considered to be „slow” with painful turnaround times (e.g. NGSpice, LTSpice, Saber, Spectre, ... - sometimes with Verilog-A/AMS and similar support and a lot of simplification by using “macro models”)
- and they use of course for digital stuff
 - **Digital simulators** – plus implement in these tools **analog models for speed-up** (e.g. VHDL, Verilog, SystemVerilog, ...) – considered “inaccurate”

e.g. simulate some μ s to ms...

e.g. simulate some s to ms...



WWW.FH-KAERTEN.AT


... use “sharp knives as screwdrivers” ...

Using a floating type numbers and methods for “general” models in a HDL for a fast digital simulation...


```
package EE_pkg;
// USE struct to define voltage, current and resistance
typedef struct {
  real V, I, R;
} EEstruct;

// Usage as UMS
EEnet P;
real v1, i1, r1;
real v2, i2, r2;
real vp;

assign P = *(v1,i1,r1); // Driver 1 for node P
assign P = *(v2,i2,r2); // Driver 2 for node P
assign vp = P.V; // Get resolved node voltage
```



...and map circuit problems to that.




- Bottomline: it is ok to do so - if it is a simple, safe and fast solution – for transient simulation, of course... → maybe not so for using a knife to loosen a screw... ;-)
- But if one ends up just writing and debugging models instead of focusing to get the “real” circuitry right, you should really start thinking about alternatives...



Ref.: A. Caicedo, S. Fritz, “Enabling DigitalMixed-Signal Verification of Loading Effects in Power Regulation using SystemVerilog User-Defined Nettype”, DVcon, 2019

WWW.FH-KAERTEN.AT

... and end up doing things at least twice.



4 typical Challenges in Chip Design

- 1) High complexity enabled by modern technologies
- 2) Process related topics
- 3) Tool related topics in conjunction with the top-down V-model
- 4) Verification and Validation







What is the function of this model?

HDL approach (RNM & Co):
 VHDL, Verilog, SystemVerilog, SystemC, ...
 (well known method, the math is always the same, just the syntax and some details vary...)

```

real V(n),V(n-1),V(n-2),I(n),I(n-1);
initial begin
//init
a0,00,0;
end;
// found in
assign Vout
always @(clk
I(n-1)
V(n-2)
V(n) =
end
    
```

Unavoidable, time consuming and non-trivial (transient) verification!



ODE / equation based approach, like:
 Matlab/Simulink, Simetrix, ...

That's what the model was made for!
 LTSpice, Spectre, ...


Verification is simple in transient and also AC domain!



WWW.FH-KAERTEN.AT

The problem with models...


- One need to spend quite some **effort** to model rather simple electrical behavior
- The **complexity** to create the model also ends up in complexity for **verification**
- Ignoring that will lead for sure in a redesign!



This is just the differential input stage – no supply, no output stage, no noise details shown here!

Do you really want to write an RNM in VHDL, SystemVerilog or Verilog for something like this ?


• Wouldn't it be nice to have **always the option to mix & match** the best possible representation for the model – even "correct by design" - and it is even faster than a "HDL coded" version (to implement, verify and simulate)?



WWW.FH-KAERTEN.AT

Modelling triangle

• Speed versus effort versus precision



BUT WHO CARES !

Selection is rarely done by the best possible solution, but what you have got to do the job...

... or are there any alternatives ?

WWW.FH-KAERTEN.AT



Now we are "motivated enough"... 😞

What is IEEE 1666 (.1) and how can it help?



WWW.FH-KAERTEN.AT

SystemC/SystemC-AMS today (2020)

- Actively developed in Accellera working group by several semiconductor companies and EDA vendors (there are also WG for SystemVerilog etc....)
- IEEE Standard 1666 – 2011 (SystemC)
- IEEE Standard 1666.1 – 2016 (SystemC-AMS)
- Open-source reference implementation with examples
- New, extended users manual



<http://www.es.ele.tue.nl/~heco/courses/ProcDesign/SystemCUserGuide.pdf>
https://www.accelera.org/images/downloads/standards/systemc/Accellera_SystemC_AMS_Users_Guide_January_2020.pdf

History to latest LRMs released

<p>1999: Open SystemC Initiative (OSCI) announced</p> <p>2000: SystemC 1.0 released (sourceforge.net)</p> <p>2002: OSCI SystemC 1.0.2</p> <p>2005: IEEE Std 1666-2005 LRM</p> <p>2005: SystemC Transaction level modeling (TLM) 1.0 released</p> <p>2007: SystemC 2.2 released</p> <p>2009: SystemC TLM 2.0 standard</p> <p>2009: SystemC Synthesizable Subset Draft 1.3</p> <p>2011: IEEE Std 1666-2011 LRM</p>	<p>time</p>	<p>~2000: First C-based AMS initiatives (AVSL, MixSigC)</p> <p>2002: SystemC-AMS study group started</p> <p>2005: First SystemC-AMS PoC released by Fraunhofer</p> <p>2006: OSCI AMSWG installed</p> <p>2008: SystemC AMS Draft 1 LRM</p> <p>2010: SystemC AMS 1.0 LRM standard</p> <p>2010: SystemC AMS 1.0 PoC released by Fraunhofer IIS/EAS</p> <p>2012: SystemC AMS 2.0 draft standard</p> <p>2013: SystemC AMS 2.0 LRM standard</p> <p>2013: SystemC AMS 2.0 PoC test version</p> <p>2014: IEEE 1666.1 (SystemC AMS) started</p> <p>2016: IEEE Std 1666.1-2016 LRM</p>
--	-------------	--



From: COSEDA technologies presentation, K. Einwich, DVCan 2014

WWW.FH-KAERTEN.AT

Definition

- **SystemC is an ANSI standard C++ class library** for system and hardware design for use by designers and architects who need to address complex systems that are a hybrid between hardware and software.
- **SystemC AMS is an ANSI standard C++ class library** for electronic system-level design and modeling for use by system architects and engineers who need to address complex heterogeneous systems that are a hybrid between analog, digital and software components.
- Example:




Figure 1.1—A Communication System, example of an heterogeneous AMS/HW/SW architecture

One seamless and fully standardized environment!



From: <https://standards.ieee.org/standard/1666-2011.html>, https://standards.ieee.org/standard/1666_1-2016.html
https://www.accelera.org/images/downloads/standards/systemc/Accellera_SystemC_AMS_Users_Guide_January_2020.pdf

High-level System Modeling




Figure 3. Structure of the proposed complete architecture for EV simulation in SystemC-AMS. The figure shows the typical components of the EV energy sub-domain and their interfaces, forming the energy and information flows in the system. Type and timing of the signals are described in Section 9.1.2.



Table 1. Coefficients for Tesla Model 3

id	value	u	ls	ls2	ls3	ls4	ls5	ls6
1	1.300	0.0	164.908	0.0	0.001	0.0	0.0	0.000
2	0.000	0.0	7.790.000	0.0	0.001	0.0	0.0	0.000

```

1: SCA_TSP_ACCUMULATED_mechanics()
2: void SCA_TSP_ACCUMULATED_mechanics::S()
3: void SCA_TSP_ACCUMULATED_mechanics::S()
4: void SCA_TSP_ACCUMULATED_mechanics::S()
5: void SCA_TSP_ACCUMULATED_mechanics::S()
6: void SCA_TSP_ACCUMULATED_mechanics::S()
7: void SCA_TSP_ACCUMULATED_mechanics::S()
8: void SCA_TSP_ACCUMULATED_mechanics::S()
9: void SCA_TSP_ACCUMULATED_mechanics::S()
10: void SCA_TSP_ACCUMULATED_mechanics::S()
11: void SCA_TSP_ACCUMULATED_mechanics::S()
12: void SCA_TSP_ACCUMULATED_mechanics::S()
13: void SCA_TSP_ACCUMULATED_mechanics::S()
14: void SCA_TSP_ACCUMULATED_mechanics::S()
15: void SCA_TSP_ACCUMULATED_mechanics::S()
16: void SCA_TSP_ACCUMULATED_mechanics::S()
17: void SCA_TSP_ACCUMULATED_mechanics::S()
18: void SCA_TSP_ACCUMULATED_mechanics::S()
19: void SCA_TSP_ACCUMULATED_mechanics::S()
20: void SCA_TSP_ACCUMULATED_mechanics::S()
21: void SCA_TSP_ACCUMULATED_mechanics::S()
22: void SCA_TSP_ACCUMULATED_mechanics::S()
23: void SCA_TSP_ACCUMULATED_mechanics::S()
24: void SCA_TSP_ACCUMULATED_mechanics::S()
25: void SCA_TSP_ACCUMULATED_mechanics::S()
26: void SCA_TSP_ACCUMULATED_mechanics::S()
27: void SCA_TSP_ACCUMULATED_mechanics::S()
28: void SCA_TSP_ACCUMULATED_mechanics::S()
29: void SCA_TSP_ACCUMULATED_mechanics::S()
30: void SCA_TSP_ACCUMULATED_mechanics::S()
31: void SCA_TSP_ACCUMULATED_mechanics::S()
32: void SCA_TSP_ACCUMULATED_mechanics::S()
33: void SCA_TSP_ACCUMULATED_mechanics::S()
34: void SCA_TSP_ACCUMULATED_mechanics::S()
35: void SCA_TSP_ACCUMULATED_mechanics::S()
36: void SCA_TSP_ACCUMULATED_mechanics::S()
37: void SCA_TSP_ACCUMULATED_mechanics::S()
38: void SCA_TSP_ACCUMULATED_mechanics::S()
39: void SCA_TSP_ACCUMULATED_mechanics::S()
40: void SCA_TSP_ACCUMULATED_mechanics::S()
41: void SCA_TSP_ACCUMULATED_mechanics::S()
42: void SCA_TSP_ACCUMULATED_mechanics::S()
43: void SCA_TSP_ACCUMULATED_mechanics::S()
44: void SCA_TSP_ACCUMULATED_mechanics::S()
45: void SCA_TSP_ACCUMULATED_mechanics::S()
46: void SCA_TSP_ACCUMULATED_mechanics::S()
47: void SCA_TSP_ACCUMULATED_mechanics::S()
48: void SCA_TSP_ACCUMULATED_mechanics::S()
49: void SCA_TSP_ACCUMULATED_mechanics::S()
50: void SCA_TSP_ACCUMULATED_mechanics::S()
51: void SCA_TSP_ACCUMULATED_mechanics::S()
52: void SCA_TSP_ACCUMULATED_mechanics::S()
53: void SCA_TSP_ACCUMULATED_mechanics::S()
54: void SCA_TSP_ACCUMULATED_mechanics::S()
55: void SCA_TSP_ACCUMULATED_mechanics::S()
56: void SCA_TSP_ACCUMULATED_mechanics::S()
57: void SCA_TSP_ACCUMULATED_mechanics::S()
58: void SCA_TSP_ACCUMULATED_mechanics::S()
59: void SCA_TSP_ACCUMULATED_mechanics::S()
60: void SCA_TSP_ACCUMULATED_mechanics::S()
61: void SCA_TSP_ACCUMULATED_mechanics::S()
62: void SCA_TSP_ACCUMULATED_mechanics::S()
63: void SCA_TSP_ACCUMULATED_mechanics::S()
64: void SCA_TSP_ACCUMULATED_mechanics::S()
65: void SCA_TSP_ACCUMULATED_mechanics::S()
66: void SCA_TSP_ACCUMULATED_mechanics::S()
67: void SCA_TSP_ACCUMULATED_mechanics::S()
68: void SCA_TSP_ACCUMULATED_mechanics::S()
69: void SCA_TSP_ACCUMULATED_mechanics::S()
70: void SCA_TSP_ACCUMULATED_mechanics::S()
71: void SCA_TSP_ACCUMULATED_mechanics::S()
72: void SCA_TSP_ACCUMULATED_mechanics::S()
73: void SCA_TSP_ACCUMULATED_mechanics::S()
74: void SCA_TSP_ACCUMULATED_mechanics::S()
75: void SCA_TSP_ACCUMULATED_mechanics::S()
76: void SCA_TSP_ACCUMULATED_mechanics::S()
77: void SCA_TSP_ACCUMULATED_mechanics::S()
78: void SCA_TSP_ACCUMULATED_mechanics::S()
79: void SCA_TSP_ACCUMULATED_mechanics::S()
80: void SCA_TSP_ACCUMULATED_mechanics::S()
81: void SCA_TSP_ACCUMULATED_mechanics::S()
82: void SCA_TSP_ACCUMULATED_mechanics::S()
83: void SCA_TSP_ACCUMULATED_mechanics::S()
84: void SCA_TSP_ACCUMULATED_mechanics::S()
85: void SCA_TSP_ACCUMULATED_mechanics::S()
86: void SCA_TSP_ACCUMULATED_mechanics::S()
87: void SCA_TSP_ACCUMULATED_mechanics::S()
88: void SCA_TSP_ACCUMULATED_mechanics::S()
89: void SCA_TSP_ACCUMULATED_mechanics::S()
90: void SCA_TSP_ACCUMULATED_mechanics::S()
91: void SCA_TSP_ACCUMULATED_mechanics::S()
92: void SCA_TSP_ACCUMULATED_mechanics::S()
93: void SCA_TSP_ACCUMULATED_mechanics::S()
94: void SCA_TSP_ACCUMULATED_mechanics::S()
95: void SCA_TSP_ACCUMULATED_mechanics::S()
96: void SCA_TSP_ACCUMULATED_mechanics::S()
97: void SCA_TSP_ACCUMULATED_mechanics::S()
98: void SCA_TSP_ACCUMULATED_mechanics::S()
99: void SCA_TSP_ACCUMULATED_mechanics::S()
100: void SCA_TSP_ACCUMULATED_mechanics::S()
    
```

Figure 4. Example of driving route: (a) road traffic information and (b) road slope information.



Figure 5. Example of driving route: (a) road traffic information and (b) road slope information.





Figure 6. Example of driving route: (a) road traffic information and (b) road slope information.



Ref: Yukai Chen et al., "A SystemC-AMS Framework for the Design and Simulation of Energy Management in Electric Vehicles", as IEEE access (marked as preliminary article), 2019

IEEE 1666 is more than AMS modeling...



One monolithic solution – instead of side-by-side approaches like with VHDL/Verilog/. and their –AMS addons!



From (modified):
<https://www.accelera.org/community/systemc/about-systemc>


WWW.FH-KAERTEN.AT

IEEE 1666 allows new approaches by combining MoCs and virtual prototyping




WWW.FH-KAERTEN.AT

SystemC-AMS allows a truly heterogenous modelling and simulation setup



R&D design: early prevention measures

- Improve the flow in an early stage saves time and cost later !




early detection = low impact !

Save a lot of money by stopping or proceeding projects based on an early, reliable feasibility, before a designer even opens Cadence & Co...

(redrawn and modified) from: Simon Heinz, Infineon Technologies AG, NASCUG Conference 2012

Virtual prototypes are not new – but IEEE 1666 makes usability much broader



Examples:

INNOVATION:
Development and introduction of the world first smart phone.

EVOLUTION:
Next generation of a solar inverter.



Source (modified):
<https://de.wikipedia.org/wiki/Push-Pull-Strategie>


WWW.FH-KAERTEN.AT

Now we can talk “top-down” – in many different perspectives...



WWW.FH-KAERTEN.AT


→ an agile top-down work flow also for analog



WWW.FH-KAERTEN.AT

Choosing the right level of abstraction within the SystemC(-AMS) environment

Reworked, from SystemC-AMS users guide, 2010



Balancing the modelling triangle is the again key – "in one environment"!
 "As fast as possible, as precise as needed." – and of course ensure it is "easy" to verify!



WWW.FH-KAERTEN.AT

PID controller case study for virtual prototyping

- Transaction Level Model
- Discrete Event
- Timed Data Flow
- Linear Signal Flow
- Electric Linear Network




Fig. 3. Digital controller: TLM platform and TDF motor model in closed loop.




Fig. 2. Functional specification of PID controller and TDF motor model in closed loop.



Fig. 5. Analog controller: TDF models of PID and motor in closed loop.




Fig. 6. Analog controller: LSF model of PID and TDF motor model.







Fig. 7. Analog controller: ELN model of PID.

Ref.: Breytner Fernandez-Mesa et al., "Electronic System Level Design of Heterogeneous Systems: a Motor Speed Control System Case Study", as IEEE access (marked as preliminary article), 2019

M/S modelling approaches - a qualitative view

In general a path from the original design on device level to a very simplified model mainly by reduction of details and simplifying MoCs.

Some details (maybe) presented in IEEE FDL 2020



WWW.FH-KAERTEN.AT

SystemC-AMS at CUAS




Potential research topics (and Master Thesis topics):

- Modeling of analog RF (started in RFFE-Lab)



- Modeling of sensor systems (started in Capsize)
- Top-down methodology together with BAG (Berkeley Analog Generator)
- SystemC-AMS and HDLs like VHDL and SV
- SystemC-AMS and OpenModelica (<https://www.openmodelica.org/>)
- SystemC-AMS and FMI – functional mock-up interface (<https://fmi-standard.org/>)




WWW.FH-KAERTEN.AT

Another standard as key enabler: XML + code generation helps with modeling




Commercial and open solutions help speeding up the modeling process.



WWW.FH-KAERTEN.AT

The new application and design-aware system-level flow available for ISCD





From Coside presentation slides and documentation, Coseda technologies GmbH, 2019

WWW.FH-KAERTEN.AT

System Model Example (can be found in the CUAS installation)

Virtual Car Door





What other universities and companies have to say...





Architecture RF modeling (LTE) using SystemC-AMS




Fig. 1. Block diagram of the RF-DAC based transmitter

Block	Configuration
QAM	regulator: 156-QAM
CRBS1	subcarriers = 1024, #bits = 2048, sp = 254 samples, #LUT = 31

Abstract:
 This paper presents the modeling and simulation of a multiantenna, multimode RF-DAC based LTE transmitter. The RF-DAC combines DAC and up-conversion mixer. Therefore, more analogue blocks can be replaced by digital reconfigurable blocks. Each block of the transmitter is modeled in SystemC/AMS. A platform is developed to simulate and evaluate the different architectures. Because out of band emission is a critical issue regarding the regulatory specifications, several techniques are discussed to reduce these unwanted emission. Based on the simulation results, the verification and reconfigurability of this transmitter architecture are proven. Furthermore, design specifications for each block are derived.




Fig. 3. Comparison of mismatch shaping approaches ($P = 15.1$, $\Delta T = 0$)



2010, 6th Conference on Ph.D. Research in Microelectronics & Electronics, RWTH Aachen, Junqing Guan et al., „Modelling and simulation of an RF-DAC based transmitter at architectural level in SystemC/AMS”

WWW.FH-KAERTEN.AT

Architectural exploration: DC-DC converter (ELN/TDF)




Fig. 1. Digital representation of the system





TABLE I
 SIMULATION EXECUTION TIMES (IN SECONDS)


	open loop	closed loop
SystemC-AMS	0.17	0.35
MATLAB/Simulink	1.04	1.04
MATLAB/Simulink (Rapid Accelerator)	2.11	2.17
MATLAB/Simulink (SimPowerSystems)	1.84	1.05
MATLAB/Simulink (PLECS)	1.05	1.01



M. Agostinelli, S. Marsili, D. Straußnigg et al. "SystemC-AMS modeling and simulation of digitally controlled DC-DC converters," in Proc. of the 25th Annual IEEE Applied Power Electronics Conference and Exposition (APEC 2010)

WWW.FH-KAERTEN.AT

Architecture development



(c) Performance estimations

implementation	latency [µs]
Decentralized	2.64
Centralized	0.94

(d) Centralized implementation





Figure 2: Simulink models are transformed to SystemC models. Architecture and mapping details are added to the SystemC model via configuration files in order to form a virtual prototype. Simulator allows evaluating the non-functional performance parameters.



Streubühr et al., University of Erlangen-Nuremberg
 Proceedings of the Embedded World Conference,
 Nuremberg, Germany, March 03-05, 2009


WWW.FH-KAERTEN.AT

SystemC-AMS is NOT only time domain!



Matlab Equation Generation



SystemC-AMS as Executable Specification for Mixed Signal Design Teams



• SystemC – AMS solves all the equations for the user



AC and Noise Simulation for an Ethernet Phy
 SystemC AMS & COSIDE* User Group Meeting 2017
 Gerhard Nössing, Intel Corporation

WWW.FH-KAERTEN.AT



Using model order reduction for MEMS to create a TDF model in SystemC-AMS




Table I: Accelerometer Parameters

Parameter	Value	Unit
Resonator length	3720	μm
Resonator thickness	1.51	μm
Resonator gap at end	730	μm
Mass spring length	320	μm
Resonator spring length	270	μm
Spring thickness	1.01	μm
Proof mass	8.110	kg

Figure 1: Biaxial accelerometer principle and differential sensing through a resonator (MEMS) model

Table III: Simulation results - Ramp impulse of translation acceleration on x-axis (Amplitude: 1g)



Simulator	Solver		Type	Step size		Simulation Time (s)
	Model	Method		Min. (s)	Max. (s)	
MEMS+	Full	ode23	variable	0.001	5000	2335.890
MATLAB / Simulink	ROM	ode23	variable	0.001	4500	3.751
MATLAB / Simulink	ROM	ode23	fixed	1.0	4000000	797.038
SystemC-AMS (standard)	ROM	Backward Euler	fixed	10.0	4000	4.000
SystemC-AMS (modified)	ROM	Crank-Nicolson	fixed	10.0	4000	1.833




B. Vernay et al.: 2015 Symposium on Design Test Integration and Packaging of MEMS and MOEMS, "SystemC-AMS Simulation of a Biaxial Accelerometer based on MEMS Model Order Reduction"

WWW.FH-KAERTEN.AT

High-level Synthesis starting from SystemC



© Infineon Technologies



S. Fontanesi et al.: 2018, DESIGN & ELEKTRONIK Messen + Testen, "Von der Idee zum Prototyp - schnell, flexibel und effizient" (Infineon Technologies AG) <https://www.elektroniknet.de/design-elektronik/messen-testen/von-der-idee-zum-prototyp-schnell-flexibel-und-effizient-160955.html>

WWW.FH-KAERTEN.AT

Conclusion




WWW.FH-KAERTEN.AT

What you should take away today...

- Modeling and abstraction gains importance to **cope with complex systems**
- Virtual **prototyping reduces risk**, helps sorting out early project problems towards realization and helps improving **time to market in technology push and market pull strategies**
- SystemC/SystemC-AMS:
 - An **open-source C++ extension** for electronic system level (ESL) design and verification, standardized by IEEE 1666(.1)
 - A **broad range of models of computations** (MoCs) were shown to generate a single-executable specification / virtual prototype, several examples were presented and many more are available for download
 - Improves **refinement strategies** from system level down to design, allows agile development processes (similar to the software world)
 - Of course, SystemC-AMS is **“just another option”** modeling within many existing solutions, **but shows many new ways** to incorporate more disciplines in a heterogenous modeling landscape and can work together with them.
- **Keep your goal in mind**, sometimes simulation speed is not all, but simplicity to create models (without a lot of debugging) and to **go on faster with your design task** and the problem you want to solve.



WWW.FH-KAERTEN.AT



THANK YOU FOR YOUR
ATTENTION

